## CRES Salama

|   |          | Tara agueme  |                                     |
|---|----------|--|-------------------------------------|
| U | SN       |  | 15CS34                              |
|   |          | Third Semester B.E. Degree Examination, Dec.2016/Jan.2   | 017                                 |
|   |          | Computer Organization  | 017                                 |
| T | ìme      | : 3 hrs  | 3.6.1                               |
|   |          | Max. Note: Answer any FIVE full questions, choosing one full question from each n  | Marks: 80                           |
|   |          |  | nodule.                             |
| 1 | a        | With a peat diagram and it is  |                                     |
| • | b<br>c   | What is performance measurement? Explain overall SPEC rating for computer.   | (06 Marks)<br>(04 Marks)            |
|   |          |  | (06 Marks)                          |
| 2 | a.       | OR What is an addressing mode? Frontain and the same and the same addressing mode?   |                                     |
| _ | b.       | Explain any infecting modes with example   | . (10 Marks) with proper (06 Marks) |
| 2 |          | Module-2   |                                     |
| 3 | a.<br>b. | The state of the s | (06 Marks)                          |
|   | c.       | Define Exception. Explain 2 kinds of exception. With a neat diagram explain DMA controller.  | (04 Marks)                          |
|   |          | with a near diagram explain DWA controller.  | (06 Marks)                          |
| 4 | a.       | OR Evaloin DCI has   |                                     |
| 7 | b.       | Explain PCI bus.   | (05 Marks)                          |
|   | c.       | List SCSI bus signal with their functionalities.  Explain the tree structure of USB with split bus operation.  | (05 Marks)                          |
|   |          |  | (06 Marks)                          |
| 5 | a.       | Briefly explain any two manning 6  |                                     |
|   | b.       | Briefly explain any two mapping function used in cache memory.  With a neat diagram explain the internal argument.   | (08 Marks)                          |
|   |          | With a neat diagram explain the internal organization of memory chip (2M×8 a memory chip).   |                                     |
|   |          | • •  | (08 Marks)                          |
| 6 | а        | Explain the following:   |                                     |
| v | ч.       | i) Hit Rate and Miss penalty ii) Virtual memory organization.  |                                     |
|   | b.       | With diagram explain how virtual memory translation take place.  | (08 Marks)                          |
|   |          |  | (08 Marks)                          |
| 7 | a.       | Draw 4-bit carry-look ahead adder and explain.   |                                     |
|   | b.       | Perform multiplication for -13 and +09 using Booth's Algorithm.  | (06 Marks)                          |
|   | c.       | Design a logic circuit to perform addition/subtraction of 'n' bit number X and Y.  | (06 Marks)                          |
|   |          |  | (04 Marks)                          |
| 8 | a.       | OR Explain IEEE standard for floating point number.  |                                     |
|   | b.       | With figure explain circuit arrangement for binary division  | (06 Marks)                          |

Explain IEEE standard for floating point number.

With figure explain circuit arrangement for binary division. (10 Marks) Module-5 With a figure explain single bus organization of datapath inside a processor. 9 (08 Marks) What are the actions required to Execute a complete instruction Add (R3), R<sub>1</sub>. Give the control sequence for execution of instruction ADD (R3), R<sub>1</sub>. (02 Marks) (06 Marks) Briefly explain the block diagram of camera. 10 (08 Marks) Explain multiprocessors. Justify how time is reduced. (08 Marks)